Skip to content


Upgrade Instructions

Interface Changes

  1. Rename ModelDesigner to Model in the Python SDK.
  2. Slightly modify the structure of the synthesis result (GeneratedCircuit):
    • Access the qubit_count attribute via data.width
    • Find the qubit mappings under the data.qubit_mapping attribute; for example, access the physical_input_qubit_mapping via data.qubit_mapping.phsyical_inputs
  3. Rename these interface objects:
    • FunctionData -> FunctionDefinition
    • CompositeFunctionData -> NativeFunctionDefinition
    • ElementaryFunctionData -> ForeignFunctionDefinition
    • CompositeFunctionGenerator -> FunctionGenerator
    • FunctionGenerator.to_function_data -> FunctionGenerator.to_function_definition
    • custom_inputs -> input_decls
    • custom_outputs -> output_decls
  4. Change how the function field of a function call passes the user-defined function name:
    • In textual model files, reference the function name in the function field in the logic_flow of any user-defined function, instead of CustomFunction.
    • Remove the name field in the CustomFunction object.
    • In user-defined functions, pass the name of the function through the unitary field in the PhaseEstimation function.
  5. Change FunctionLibraryData and FunctionLibrary:
    • Remove the FunctionLibraryData.function_dict field; supply function definitions only via the functions field
    • Add the FunctionLibraryData.add_function_definition method for adding functions to the library
    • Remove FunctionLibrary.remove_function
  6. Limit requests with a large number of qubits on aer_simulator.


  1. Add new state preparation functions:
    • UniformDistributionStatePreparation
    • BellStatePreparation
    • WStatePreparation


  1. Add information in the INFO tab including the total number of single and two qubit operations in the circuit.
  2. Add jobs page containing all submitted jobs and their associated results.
  3. Select hardware targets and simulators from the IDE.
  4. Display and interactively explore the connectivity map of each QPU.